【上海 PFGA工程师招聘】-猎头顾问上海招聘信息-猎聘

翟先生 2天前在线已认证

顾问 · 上海力德企业管理咨询有限公司成都分公司

简历处理快回复速度快

聊一聊

职位介绍: 针对高速接口 RTL开发编程经验 nice to have: 1. vivado libero 工具的IP实例化； 2. FPGA产品开发、验证全流程； 3. 高可靠性通讯协议 Responsibilities: Independently responsibility for the execution of design, analysis, or evaluation of assigned projects using sound engineering principles and judgement and adhering to business/industrial standards, practices, procedures, and product / program requirements Translate product characteristic to the concrete FPGA/ASIC architecture requirements and design solutions Lead the activities of FPGA/ASIC requirements capture, architecture definition, design, synthesis, place & route and timing analysis Lead the activities of FPGA/ASIC RTL test bench generation, RTL/gate level simulation, physical testing on target board Complete FPGA/ASIC device integration and verification with hands-on experience in product integration, testing, and debugging using oscilloscopes, logic analyzers; resolve the issues found during the integration/verification Work closely with hardware and software engineers to integrate FPGA design into module Create technical document for the FPGA/ASIC product development, meet development process and certification requirement Provide consultation and technical direction to the logic device development and certification Provide engineering support on FPGA/ASIC performance, cost reduction and quality initiatives Define board level functional architecture, choose the key technologies and components Design and capture schematics, lead the hardware design reviews Write hardware documents, including but not limited to hardware design specification, hardware verification plan, hardware development plan, hardware test procedure, hardware verification report, hardware and software interface specification, etc. Provide timely communications on significant issues or developments. Protect the Intellectual Property rights of the Company Qualifications Required: Bachelor’s degree with 5-10 years in FPGA/ASIC front-end/back-end design and electronics system design. Practical and solid design experience on FPGA/ASIC design (Verilog or VHDL), digital circuits, A/D, Op-Amps, DC/DC power supply, ARM Cortex A53 or later version based microprocessor, DDR3/4 interface, Ethernet interface, etc. Familiar with ARINC 664 End System/Switch development. Familiar with COTS SoC architecture. Fluent in English, both in written and oral, be able to communicate and discuss the technical issues and questions with global team in English, both in Email and on the phone “Can-do” spirit, be able to quickly adapt to changing environment, rigorous

其他信息: 语言要求：不限; 行业要求：航空/航天设备

猎聘温馨提示：

1. 如您发现平台内招聘方存在以下违规行为的，请立即举报

· 扣押您的身份证件或者其他证件；
· 要求您提供担保人、担保金或者以其他名义向您收取财物（如培训费、体检费、资料费、置装费、押金等）；
· 强迫您入股或者向您集资；
· 以招聘名义牟取不正当利益；
· 发布虚假招聘广告信息；
· 工作时长违反劳动法规定；
· 存在其他损害您的合法权益的行为。

2. 如您应聘的岗位属于涉外劳务合作/海外岗位的，请务必核实招聘方对外劳务合作资质取得情况，同时注意自身资金安全，防范招聘欺诈。

猎聘温馨提示：

猜你喜欢