DFT工程师
35-65k·15薪
上海
3-5年
硕士
招1人
7月31日更新
资深顾问
· 上海佑拓企业管理咨询有限公司
简历处理快
回复速度快
聊一聊
- 职位介绍
- Responsibilities
The candidate is expected to be responsible for following tasks;
1. Participate in SOC full chip DFT feature and architecture definition;
2. Implement SOC DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic;
3. Generate DFT related timing constraints and work for timing closure;
4. Develop and verify high coverage and cost-effective test patterns for the production test;
5.Evaluate and establish the advanced DFT tools and flow.
Qualifications:
1. 5+ years’ experience for Bachelor or 3+ years for Master in DFT design and verification, test pattern development;
2. Good Knowledge of Scan/ATPG, MBIST and boundary scan and other DFT techniques;
3. Good Knowledge of industry DFT tools like DFTMax, TetraMax ,TestKompress, FastScan, Tessent Mbist, SMS etc.;
4. Good knowledge of digital SoC/ASIC design, including STA, verification and RTL coding;
5. Proficient in hardware description languages such as Verilog, System Verilog and VHDL;
6. Good Knowledge of script language, such as Tcl, Python, Perl;
7. Good English communication skills;
8. Strong commitment to schedule and work quality, good team player.
- 其他信息
- 语言要求：不限
- 行业要求：电子/半导体/集成电路
猎聘温馨提示：
- 1. 如您发现平台内招聘方存在以下违规行为的，请立即举报
-
- · 扣押您的身份证件或者其他证件；
- · 要求您提供担保人、担保金或者以其他名义向您收取财物（ 如培训费、体检费、资料费、置装费、押金等）；
- · 强迫您入股或者向您集资；
- · 以招聘名义牟取不正当利益；
- · 发布虚假招聘广告信息；
- · 工作时长违反劳动法规定；
- · 存在其他损害您的合法权益的行为。
- 2. 如您应聘的岗位属于涉外劳务合作/海外岗位的，请务必核实招聘方对外劳务合作资质取得情况，同时注意自身资金安全，防范招聘欺诈。
- 了解更多安全防范知识>
- 3. 本平台招聘方不向求职者提供任何收费服务。
查看全部
